Extended overlay architectures for heterogeneous FPGA cluster management
نویسندگان
چکیده
منابع مشابه
Overlay Architectures for FPGA-Based Software Packet Processing
Overlay Architectures for FPGA-Based Software Packet Processing Martin Labrecque Doctor of Philosophy Graduate Department of Electrical and Computer Engineering University of Toronto 2011 Packet processing is the enabling technology of networked information systems such as the Internet and is usually performed with fixed-function custom-made ASIC chips. As communication protocols evolve rapidly...
متن کاملTopology Management in Heterogeneous P2P Overlay Networks
The deployment of wireless communication technologies has led to significant research in the area of heterogeneous network management. Pervasive computing applications based on networks with both wired and wireless connections involve collections of heterogeneous and resource-limited devices, typically operated over ad-hoc, completely decentralized networks and without requiring dedicated infra...
متن کاملImplementing logic in FPGA memory arrays: heterogeneous memory architectures
It has become clear that large embedded configurable memory arrays will be essential in future FPGAs. Embedded arrays provide high-density high-speed implementations of the storage parts of circuits. Unfortunately, they require the FPGA vendor to partition the device into memory and logic resources at manufacture-time. This leads to a waste of chip area for customers that do not use all of the ...
متن کاملExploring Sequence Alignment Algorithms on FPGA-based Heterogeneous Architectures
With the rapid development of DNA sequencer, the rate of data generation is rapidly outpacing the rate at which it can be computationally processed. Traditional sequence alignment based on PC cannot fulfill the increasing demand. Accelerating the algorithm using FPGA provides the better performance compared to the other platforms. This paper will explain and classify the current sequence alignm...
متن کاملSpeed and area tradeoffs in cluster-based FPGA architectures
One way to reduce the delay and area of field-programmable gate arrays (FPGA’s) is to employ logic-cluster-based architectures, where a logic cluster is a group of logic elements connected with high-speed local interconnections. In this paper, we empirically evaluate FPGA architectures with logic clusters ranging in size from 1 to 20, and show that compared to architectures with size 1 clusters...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Systems Architecture
سال: 2017
ISSN: 1383-7621
DOI: 10.1016/j.sysarc.2017.06.001